(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
1 November 2001 (01.11.2001)

PCT

(10) International Publication Number
WO 01/82209 A1

(51) International Patent Classification[7]: G06F 19/00

(21) International Application Number: PCT/US01/12818

(22) International Filing Date: 21 April 2001 (21.04.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/198,948 21 April 2000 (21.04.2000) US

(71) Applicant *(for all designated States except US)*: **KTEST INTERNATIONAL, LLC** [US/US]; Suite 102, 4703 Shavano Oak, San Antonio, TX 78249 (US).

(72) Inventor; and

(75) Inventor/Applicant *(for US only)*: **KRIGEL, H., Youval** [US/US]; Suite 102, 4703 Shavano Oak, San Antonio, TX 78249 (US).

(74) Agent: **KAMMER, Mark, A.**; Cox & Smith Incorporated, 112 E Pecan Street, Suite 1800, San Antonio, TX 78205 (US).

(81) Designated States *(national)*: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States *(regional)*: ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:
— *with international search report*

[Continued on next page]

(54) Title: APPARATUS AND METHOD FOR VALIDATING WIRING DIAGRAMS AND CREATING WIRE LISTS



(57) Abstract: A portable and easy to use tester for validating the accuracy of wiring diagram manuals and for testing modifications and new installations for proper wiring. The invention also provides an easy way to create a wire list describing all the interconnections between attached connectors. The tester can also be used as a troubleshooting tool without having a previously learned cable reference. The invention further tests wiring insulation in a wiring harness and identifies poor wire to wire and wire to ground insulation. Finally the present invention provides a system for generating a wiring diagram based upon the results of a wiring validation series of checks/tests.

WO 01/82209 A1

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

TITLE: APPARATUS AND METHOD FOR VALIDATING WIRING DIAGRAMS AND CREATING WIRE LISTS

INVENTOR: HENRIK YOUVAL KRIGEL

BACKGROUND OF THE INVENTION

1. Field of The Invention

The present invention relates to electronic test equipment used to test wires and wiring harnesses.

2. Description of the Related Art

There are few effective systems for validating the integrity and accuracy of a wiring harness based upon an existing wiring diagram or wiring list. Most such systems currently in use are both extremely expensive and complex. Systems capable of verifying continuity in a wiring harness are generally designed to be utilized by at least two technicians positioned at either end of the wiring harness under investigation.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide a novel piece of equipment and method to validate the accuracy of wiring diagram manuals.

It is another object of the present invention to create wire lists.

It is another object of the present invention to provide improved and automatic wiring continuity checks.

It is another object of the present invention to allow a single user to validate accuracy and create wire lists.

It is another object of the present invention to test modifications and new installations.

It is another object of the present invention to provide improved and automatic wiring insulation checks.

It is another object of the present invention to provide a system for improved and automatic wiring continuity checks and generating a wiring diagram reflecting the same.

In satisfaction of these and related objectives, the present invention provides a portable and easy to use tester for validating the accuracy of wiring diagram manuals and for testing modifications and new installations for proper wiring. The invention also provides an easy way to create a wire list describing all the interconnections between attached connectors. The tester can also be used as a troubleshooting tool without having a previously learned cable reference. The invention further tests wiring insulation in a wiring harness and identifies poor wire to wire and wire to ground insulation. Finally the present invention provides a system for generating a wiring diagram based upon the results of a wiring validation series of checks/tests.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a flow chart of the wiring validation process of the preferred embodiment.

Fig. 2 is a flow chart of the wire list generation process of the preferred embodiment.

Fig. 3 is a diagram of the electronic circuitry of the preferred embodiment.

Fig. 4 is a diagram of the electronic circuitry of the basic sensor of the preferred embodiment.

Fig. 5 is an example of the wire list attributes used in the preferred example.

Fig. 6 is a schematic block diagram showing the arrangement and function of the various hardware components of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

The present invention provides an easy to use Windows® based software to validate the accuracy of wiring diagram manuals and wiring diagram drawings. The equipment of the system of the invention will automatically create wire lists, automatically learn wiring configurations, test modifications and new installations, and automatically creates reports in MS Access 97 format. In addition, the system will sense wiring insulation integrity and may interface with computer aided drawing software to generate accurate wiring diagrams. The reports generated will show total cables tested, failed, percentage and creates a summary - final acceptance form. The equipment will save files to a computer hard drive and/or floppy disk, read files from computer hard drive, CD-ROM or floppy disk, and import wire list data in MS Access® 97 to be used as a baseline. As a result, the invention improves and automates wiring continuity checks, allows for use by a single technician, and the open architecture design allows system expansion.

The basic operation of the system involves the "learning" of a known good wiring harness, thereby establishing a baseline reference, and thereafter testing the wiring harness against this reference. The system, however, may also be used as a trouble shooting tool without having previously learned cable as a reference. The user can compare the wire list generated by the system and very quickly compare it with the "proper" wire list to identify deviations from the norm.

The primary validation is that of proper connections though additional wiring harness characteristics can be easily acquired by the present system. The properties of the insulation associated with the wiring harness are discernable by varying the interrogating voltage between

the wires under test and between any wire and the system ground. The resistivity of the wires within the wiring harness is also discernable with the same basic functional electronic interrogating circuits.

In addition to written reports in the form of wire lists and tables of wiring harness characteristics, the present invention incorporates software features that permit the generation of wiring diagrams based on the stored results of the testing operations carried out.

The goal of the system is to report on the condition of the wiring harness under test. The system generates a number of reports useful to the operator, including:

Pass/Fail Report that identifies the number of wires tested, the number of wires that passed, the number of wires that failed, and the percentage of cables that passed.

Failure Report that responds to queries from the user to identify more specifically the failed elements and their failure parameters.

Wire List Report that may be generated at any point in the process and/or in response to the user selecting a specific part for investigation.

Summary Report that provides in summary form the results of all or a select group of tests carried out over a period of time.

THE CIRCUITRY

The connectors of the wiring harness under test are connected to the system connectors. The hardware provides via a switching circuitry a small voltage, typically 1 volt, as stimulus. It then senses the current through the wire and determines if there is a connection. A variable and software controlled reference voltage is used to determine the sensitivity of the test and may be

used to find the resistance of the wire. The results for each wire are then stored in the computer memory.

Software algorithms create a wire list, which is the "map" or the diagram of the harness. If the wire list was created from a known good harness, it may be used as a base line reference for testing other wire harnesses from the same type.

WIRING VALIDATION

The main feature of the system of the present invention is its ability to validate the accuracy of wiring diagram manuals. Wiring diagrams of legacy aircraft do not always reflect the actual wiring installed. This may cause difficulties in maintaining and troubleshooting the aircraft. Validating the wiring diagrams using Ohm-meters, requires two technicians, is time consuming and expensive.

Typically, the wiring diagram in a manual is stored in database format and the fields of the database include the part number of the harness, the wire identification, the length, name of start plugs, end plugs, references and more.

The system software can import the original database file i.e. an MS Access 97 database file, and goes through the following process:

1. Copies the original database to a temporary file.
2. Sort it by connector name with the highest pin-count pins within the connectors will be sorted in ascending order.
3. Assign original pin identifications within the connector to system pin identifications.

   Example: 757DM9240 Terminal 10 is assigned to system DM9240 pin 43. Note: If the original pin

(terminal) is a character (as aa, b, z) it will translated to a numerical value.

4. Assign modules to above referenced connectors. If more then 32 pins are being examined, combine modules.

5. Create original to system interface diagram.

6. Based on 'Conn1KtestPin7' and 'Conn2KtestPin" (see item 4) it creates a Ktest LEARN format records and save to Ktest random access tile.

7. Run test.

8. Create wire-list database in same format as original. This one will contain actual wire-list.

9. If test fails, it will show the difference between original wire-list and the actual wire-list.

By taking the above steps, the system of the present invention imports the original database with all its fields, (which could also include fields like wire color, gauge, dates and so on).

After the system testing operation, the system will export the same database file structure with all its original fields but with the indication that the wiring was either validated or will show the differences between the imported database and the actual results. Upon request, a corrected database file can be automatically created.

WIRE LIST PROCESS

Reference is made to Fig. 2 for a brief description of the method for creating a wire list through operation of the system.

1. The controller sends a command to the Driver/Sensor cards to select two wires.
2. The controller gets a voltage level from the Driver/Sensor card which corresponds to the status of the 2 wires (short or open).
3. The system measures the value of Item 2 above, compares it to a set reference and determines the status (short/open).
4. The system stores the status result of the selected two wires in a database and proceeds with the next set of wires.
5. Upon completion selecting and testing all wires connected to the system, the
6. software sorts its database and creates a list of all the wires which were found to be connected to each other.

VALIDATION PROCESS

Reference is made to Fig. 1 for a general description of the validation process of the present invention.

1. A database file containing wiring data is imported into the system Test Import program.
2. The Program, using Visual Basic 5 copies the original file to a temporary file.
3. The program then assigns the database fields required by the system to the temporary database file. These fields are Cable Number 1 Connector 1 Name, Connector 1 Terminal, Connector 2 Name, Connector 2 Terminal.
4. The program counts the number of pins assigned to each Connector, arranges them in ascending order and assigns them to system pin numbers, so they can be accessed by the system controller card.

5. The program then assigns to the connectors the appropriate system connector modules, so for example If the connector has 50 pins, there will be 2 modules assigned.
6. The program reads *from* the database the records which shows Cable Number, Connector 1 Name, Connector 1 Terminal, Connector 2 Name, Connector 2 Terminal and based on that information which shows which system pin number connects to another system pin number, it creates a system equivalent "learn" file which is structured in the same way as a regular (with no database input) cable under test file.
7. At this point the system is capable of running a regular test on the harness under test.
8. The results of these tests are written back into the records of the database in new added fields which now represent the "actual" Connector 2 Name, and the "actual" Connector 2 Terminal. In other words, new fields to the database were added only to Connector 2 Name, and Connector 2 Terminal because they represent a potential difference to where Connector 1 could actually be connected to.
9. The program compares the "actual" results to the expected results (stored in the old Connector 2 Name, and Connector 2 Terminal). If the results are the same then the wire harness is validated. If they are not the same, the program translates the fields back to the original database format and field names, and provides a new corrected database file for the wire harness. The user gets a corrected database and still retains the information of the other fields not needed by the system (such as wire color, wire gauge etc.). In addition, 2 fields which show differences are added.

HARDWARE DESCRIPTION

The hardware of the system of the present invention consists of two primary components: the Controller Card which resides inside the IBM PC type computer and the Multiplexer/Driver cards which reside inside the system connector unit and which are controlled by the Controller Card. Standard PC architecture is required for integration and operation of all of the features of the system of the present invention.

The Controller Card:

The Controller card resides inside the IBM PC type computer, connected to the computer bus. The system circuitry is able to select any 2 points of the multiplexer/driver card. Since the wire harness under test is connected directly to the multiplexer/driver card, the controller can select any 2 wires of the harness under test. The process is as following;

1. The controller sends a command to the multiplexer/driver card to select 2 wires.
2. The controller gets a voltage level from the multiplexer/driver card which corresponds to the status of the 2 wires (short or open).
3 The system measures the value of item 2, compares it to a set reference and determines the status (short/open).
4. The system stores the status result of the selected 2 wires and proceeds with the next set of wires.

HARDWARE COMPONENTS

Reference is made to Fig. 3 for a description of the electronic components of part of the system of the present invention.

P1 is the IBM ISA bus connector.

U4 provides signals which make selections at the multiplexer/driver card.

UI, U2, U5, U6, U7, and U33 are buffers and registers for bus and selection signals.

U31 and U36 are voltage regulators which provide a reference voltage to the DAC U30.

U35 is a constant current source which is applied to the multiplexers at the multiplexer/driver card. This is the actual current source which is applied to the wires under test.

U34 and U35 are differential amplifiers which amplify the signal from the multiplexer/driver card.

U10 compares the level of the amplified signal from the multiplexer/driver card to a reference voltage from DAC U30 (Digital to Analog Converter), and makes decision if the wires under test are shorted or opened. The output of the comparator U10 is connected to the computer bus to register the result to a computer file.

The Multiplexer/Driver Card

The multiplexer/driver card connects to the wire harness under test via multiple connector modules located on top panel of the system connector unit. Each connector can connect up to 32 wires. If the harness under test requires more than 32 contacts per connector, multiple connector modules may be combined and form a larger connector. As an example, two combined connector modules will have 64 pins. The software recognizes the combined connector modules and assigns them the right number of pins.

The hardware of the multiplexer/driver card consist of control logic components U17, U18, U38 and U39 which steer the signals from the Controller Card to the selected pair of wires under test. U1 - U16, U21 - U36 are multiplexer IC's, which are connected to the wire

harness under test. These IC's are arranged in 2 groups as shown in Figs. 3 and 4: Rail A and Rail B. Two multiplexer/driver cards are needed for every 128 points. One card provides the stimulus for the selected 2 wires (between Rail A and Rail B). The other card senses the signals (between Rail A And Rail B) and sends them to the controller card for evaluation.

INSULATION TESTING

The system of the present invention, using the same basic hardware components, further provides a means for determining the integrity of the wiring harness insulation by detecting leakage in aircraft wiring, caused by faulty insulation and testing the strength of the wiring insulation.

Faulty insulation, caused by aging or chafing, may cause the discharge of sparks and arcing between conductor to conductor or conductor to frame. When a cable harness is tested, the system of the present invention measures the leakage current between each conductor to aircraft structure and to the other conductors by measuring a leakage current and providing results in magnitude of gigaOhms.

Typically the test is conducted in two steps:

First, a low voltage source of 10VDC is used to determine low voltage leakage between any wire to aircraft structure and to the rest of the wires. A threshold can be set such that wires with less than, for example, 2 or 5 gigaOhms will be reported.

The second step, allows testing the wires not reported as failing in the first step, to be tested under higher voltage, typically 500VDC (the voltage is programmable, and so is the duration). Also in this step a threshold can be set such that wires with less than, for example, 20 gigaOhms will be reported. The higher voltage, detects weak insulation

and can measure higher values of leakage/ resistance than the previous step.

In the disclosed configuration, the system of the present invention may connect to 512 points, in which only the first 64 can test for high voltage. In addition, there are safety features alerting the user to the higher voltage while testing in high voltage mode. In addition to software controlled switching, a manual cut off switch is also installed in the system. The design of the system, however, allows for increasing the number of points if required.

In addition the system of the present invention incorporates a resistivity measurement capability to supplement the wire validation process. In a resistivity testing mode the user can select a resistance value. Then all wires with resistance above the specified value will register as faulty during test.

Alternately, the user can select two limits for resistance values: an upper limit and a lower limit. Wires with resistance outside these limits will register as faulty during test.

Further selectable components of the hardware of the present invention, components and functions which are known in the art, provide the following additional features:

Low Voltage Leakage: The user can select a high resistance value, for example 1000 Mega Ohm. The tester uses low voltage of about 10VDC to make the measurements. All wires with resistance above the specified value will register as faulty during test.

High Voltage Leakage: The user can select a high resistance value, example 5000 Mega Ohm. The tester uses high voltage, programmable by user, for example 1 - 500 VDC to make the measurements. All wires with resistance above the specified value will register as faulty during

test. The user can also specify the duration of the present of the high voltage from 1 to 60 seconds. In addition, the hardware and the software ensure that a high voltage leakage test can be performed only on wires which did not fail the low voltage leakage test. The presence of the high voltage is controlled by software and hardware. At any time the user can cut off the voltage using a switch located on the front panel of the tester.

Using a high voltage is also necessary to check the strength of the insulation. Weak insulation will show a lower than normal resistance between the faulty wires.

Create Drawings Function: This function commands the tester function of the present invention to capture and store all the interconnections of all wires connected to the system. The system then translates the captured data to drawings. The software can generate files in AutoCad® format or in different formats for CAD/CAM, etc. The software assigns one or more pages to the drawings, based on the number of connectors and number of wires involved. If several pages are involved, and a wire connects to a connector on a different page, the software adds a label to the wire with the target page number.

Edit functions: The user can edit the name of each wire, and can select individual wires to be tested, by checking the check boxes next to each wire.

The software system for generating wiring diagrams is an object oriented system and addresses the following objects:

Schematic (Object)

Comprises a collection of pages
Comprises a collection of connections
Comprises a collection of connectors

Can assign connectors to pages

Can generate files in different formats (for CAD/CAM, etc.)

Page (Object)

Comprises one or more connectors.

Can respond to a connector request to draw itself by drawing the connector

Can respond to a connector request to draw a connection (to another connector or to the edge of the page (with a label))

Connector (Object)

Knows its size (number of pins), its page, and its page location

Can ask his page to draw itself

Can ask his page to draw a connection from one of his pins to another connector

Connection (Object)

Knows its two connectors and pin numbers

Can ask its connectors for their pages

Can ask one of its connector to draw the entire connection (if both connectors are on the same page)

Can ask each of its connectors to draw part of the connection (if both connectors are not on the same page)

The process carried out by the system in order to create a usable wiring diagram, in conjunction with standard CAD/CAM software packages, is as follows:

1. The Schematic object analyzes the number and size of its connectors collection, creates the appropriate number of pages, and assigns each page one or more connectors.

2. The Schematic object iterates through it connectors collection and tells each connector to draw itself, and in turn, each connector tells its page to draw the connector.
3. The Schematic object iterates through its connections collection and tells each connection to draw itself. Each connection in turns check if both ends of the connection are on the same page or not. If the page is the same, the connection asks one of the connectors to draw the connections. The connector in turn, asks its page to draw the connection. If the page is not the same, the connection asks each of the connectors to draw its portion of the connection. The connector in turn, asks its page to draw its part of the connection.

The hardware components of the present invention are shown in schematic block diagram form in Fig. 6. This view clarifies the arrangement where the controller card, incorporated within the system computer, is linked to and controls the operation of the multiplexer/driver cards which are positioned within the system connector unit. The multiplexer/driver cards are in turn connected to the connector modules on the connector unit in the manner described above. The wiring harnesses under test are then connected to the connector modules as shown.

Although the invention has been described with reference to specific embodiments, this description is not meant to be construed in a limited sense. Various modifications of the disclosed embodiments, as well as alternative embodiments of the inventions will become apparent to persons skilled in the art upon the reference to the description of the invention. It is, therefore, contemplated that the appended claims will cover such

modifications that fall within the scope of the invention.

CLAIMS

1. An apparatus for validating a wiring diagram comprising:

a. a computer having a controller card connected to the computer bus,

b. a display unit having a multiplexer card,

c. at least one multiple wire connector module electronically connected to said multiplexer card,

C. said controller card controlling said multiplexer card.

2. The invention of Claim 1 wherein said connector module has at least one wire.

3. The invention of Claim 2 wherein said apparatus has a first connector module and a second connector module, and said first connector module and said second connector module are electronically combined into a single connector module.

4. A process for creating a wire list comprising the steps of:

a. a controller sends a command to a multiplexer card to select two wires,

b. sending a voltage at low current through the two wires,

c. said multiplexer card determines the status of the wires as being open or short,

d. said multiplexer card measures the value and compares it to a set reference and determines the status as being open or short, and

e. stores the results of the selected two wires and proceeds with the next set of wires.

5. A process for validating a wiring diagram manual contained in a software database comprising the steps of:

a. copy said wiring diagram manual database to a temporary file,

b. sort said file by connector name with the highest pin count pins within the connectors sorted in ascending order,

c. assign manual pins to a test pin,

assign modules to said connectors, if said connector has more than 32 pins

combine modules,

e. create diagram manual to test interface diagram,

f. create a test learn format record and save to test random access file, run test, create wire list database in a compatible format as said diagram manual, said wire list database having the actual wire list,

i. if test locates differences between diagram manual and said tested wires, display the differences between original wire list and actual wire list.


START
IMPORT DATABASE FILE
COPY TO A TEMPORARY FILE
ADD FIELDS REQUIRED BY SYSTEM
ARRANGE PINS IN ASCENDING ORDER
ASSIGN PINS TO SYSTEM CONNECTOR MODULES
CREATE A SYSTEM TEST FILE IN RANDOM ACCESS FORMAT
RUN A TEST
PASS TEST?
NO
YES
WIRING IS NOT VALIDATED
TAKE INFORMATION FROM "ACTUAL" FIELD AND ALERT USER OF CORRECTED DATABASE FILE (SAME FORMAT)
WIRING IS VALIDATED
END

FIG. 1


START
SELECT TWO NEW POINTS
APPLY STIMULUS TO THE POINTS
SENSE THE CURRENT
IS THERE A SHORT?
YES
REGISTER AS SHORT FOR WIRE LIST
NO
REGISTER AS OPEN FOR WIRE LIST
NO
LAST PAIR?
YES
SORT DATABASE & CREATE WIRE LIST
END

FIG. 2



FIG. 3


TO COMPUTER
VCC
GND
R7
R
COMPARATOR
+12V
COL
EMIT
-12V
IN+
IN-
U411
TL072
-12V
+12V
R
PROGRAMABLE REFERENCE
MUXES ARE CONTROLLED BY CONTROLLER CARD INSIDE PC
MULTIPLEXER
MULTIPLEXER
MULTIPLEXER
MULTIPLEXER
IA
IB
IA - IB CURRENT SOURCE
WIRE1
WIRE2
WIRE3
WIRE4
WIRE5
WIRE6
WIRE7
WIRE8

FIG. 4

P/N	Wire #	GA	CLR	TY	TYA	Ft	In	Ticket	Start Plug	Start Pin #	Start LT	Start SP	End Plug	End Pin #	End LT
123X4567	X2440-0031	24		GK		10	6	43-62-25	X03875C	D10			X04587B	12	
123X4567	X2440-0032	22		GA		12	8	43-62-25	X03875C	013			X04587B	16	
123X4567	X2440-0033	22		GA		11	6	43-62-25	Y00356D	022			Y02586D	18	
286N1330	W1330-0055	22		GA		1	11	21-61-51	D02558C	4			GD03366	AC	2
286N1330	W1330-0056	24		GK		2	6	21-61-51	D02558C	2			D40846J	3	
286N1330	W1330-0057	24		GK		2	8	21-61-51	D02558B	C03			D40846J	16	
286N1330	W1330-0058	22		GA		2	2	21-61-51	D02558A	C15			GD03366	DC	2
286N1330	W1330-0059	24		GK		3	0	21-51-14	D04130A	C15			GD03366	AC	2
286N1330	W1330-0060	24		GK		3	0	21-51-14	D04130A	B14			GD03366	DC	2
286N1330	W1330-0061	24		GK		2	9	21-51-14	D04130C	3			GD03366	ST	2
286N1330	W1330-0062	22		GA		1	11	21-61-51	D02558C	3			GD03366	ST	2
286N1330	W1330-0171	24		GK		2	3	21-51-14	D04130A	A15			D40656J	12	
286N1330	W1330-2001B	24		GL	DA	2	2	21-51-12	D02964B	B02			D40656J	11	
286N1330	W1330-2001R	24		GL	DA	0	0	21-51-12	D02964B	B01			D40656J	10	
286N1330	W1330-2002B	24		GL	AG	2	2	21-51-14	D02964B	C01			D40656J	40	

FIG. 5

FIG. 6


SYSTEM COMPUTER
(DISPLAY, KEYBOARD,
MEMORY, and
SOFTWARE)
CONTROLLER
CARD
MULTIPLEXER/
DRIVER CARD
MULTIPLEXER/
DRIVER CARD
SYSTEM
CONNECTOR UNIT
CONNECTOR
MODULES
WIRING
HARNESSES

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US01/12818

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : G06F 19/00
US CL : 702/120

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
U.S. : 702/120,57-59,64,65,108,117-119,122-124,182; 324/539,540; 716/14

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X — Y	US 3,370,232 A (Wickersham) 20 February 1968 (20.02.1968), figure 1, control system 20, items 22, 26 and 32; column 2, lines 55-60; column 9, lines 44-56; column 4, lines 5-10.	1, 2 — 3, 4
X — Y	US 4,620,282 A (Shelley) 28 October 1986 (28.10.1986), column 2, lines 48-68; column 3, lines 1-34; column 4, lines 37-46; column 7, line 47- column 9, line 33; column 14, lines 35-56.	1, 2 — 3, 5
X — Y	US 5,027,074 A (Haferstat) 25 June 1991 (19.06.1991), Abstract, column 1, line 65 - column 2, line 33.	1, 2 — 4
Y	US 3,699,438 A (Webb) 17 October 1972 (17.10.1972), column 1, lines 34-47.	5
Y	US 5,598,342 A (Siemon et al) 28 Jan 1997 (28.01.1997), column 4, lines 52-63; column 5, line 59 - column 6, line 2; column 6, lines 10-33; column 7, lines 35-57;	4
Y	US 5,582,796 A (Stepanenko, Jr.) 22 December 1998 (22.12.1998), column 2, lines 38-52; column 3, lines 46-57; column 5, lines 48-60; column 6, lines 35-60; column 7, lines 17-55.	5

☒ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search
12 July 2001 (12.07.2001)

Date of mailing of the international search report
02 AUG 2001

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231
Facsimile No. (703)305-3230

Authorized officer
Marc S. Hoff
Telephone No. 703-305-0976

Form PCT/ISA/210 (second sheet) (July 1998)

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US01/12818

C. (Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5,280,251 A (Strangio) 18 January 1994 (18.01.1994), column 2, lines 3-35; column 5, lines 12-55; column 3, line 52 - column 4, line 2.	1, 3-5
A	JP 62-58371 A (YAZAKI CORP.) 16 September 1994 (16.09.1994), Abstract.	1, 4, 5
A	JP 60-18592 A (TOSHIBA CORP.) 25 January 1994 (25.01.1994), Abstract.	1, 4, 5

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US01/12818

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : G06F 19/00
US CL : 702/120

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
U.S. : 702/120,57-59,64,65,108,117-119,122-124,182; 324/539,540; 716/14

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X — Y	US 3,370,232 A (Wickersham) 20 February 1968 (20.02.1968), figure 1, control system 20, items 22, 26 and 32; column 2, lines 55-60; column 9, lines 44-56; column 4, lines 5-10.	1, 2 ——— 3, 4
X — Y	US 4,620,282 A (Shelley) 28 October 1986 (28.10.1986), column 2, lines 48-68; column 3, lines 1-34; column 4, lines 37-46; column 7, line 47- column 9, line 33; column 14, lines 35-56.	1, 2 ——— 3, 5
X — Y	US 5,027,074 A (Haferstat) 25 June 1991 (19.06.1991), Abstract, column 1, line 65 - column 2, line 33.	1, 2 ——— 4
Y	US 3,699,438 A (Webb) 17 October 1972 (17.10.1972), column 1, lines 34-47.	5
Y	US 5,598,342 A (Siemon et al) 28 Jan 1997 (28.01.1997), column 4, lines 52-63; column 5, line 59 - column 6, line 2; column 6, lines 10-33; column 7, lines 35-57;	4
Y	US 5,582,796 A (Stepanenko, Jr.) 22 December 1998 (22.12.1998), column 2, lines 38-52; column 3, lines 46-57; column 5, lines 48-60; column 6, lines 35-60; column 7, lines 17-55.	5

☒ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
12 July 2001 (12.07.2001)	02 AUG 2001
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703)305-3230	Authorized officer Marc S. Hoff Telephone No. 703-305-0976

Form PCT/ISA/210 (second sheet) (July 1998)

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US01/12818

C. (Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5,280,251 A (Strangio) 18 January 1994 (18.01.1994), column 2, lines 3-35; column 5, lines 12-55; column 3, line 52 - column 4, line 2.	1, 3-5
A	JP 62-58371 A (YAZAKI CORP.) 16 September 1994 (16.09.1994), Abstract.	1, 4, 5
A	JP 60-18592 A (TOSHIBA CORP.) 25 January 1994 (25.01.1994), Abstract.	1, 4, 5